1.1. Reference Design Overview 1.2. Getting Started 1.3. Reference Design Components 1.4. Compiling the Reference Design 1.5. Testing the Reference Design 1.6. Extending the Reference Design with Custom Persona 1.7. Document Revision History for AN 819: Partial Reconfiguration over PCI Express* Reference Design for Intel® Stratix® 10 Devices
184.108.40.206.4. Intel® Stratix® 10 Partial Reconfiguration Controller IP Core
The reference design configures the Partial Reconfiguration Region IP core to operate as an internal host. The design connects this IP core to the PCI Express* IP core, via an instance of the Avalon-MM interface. The PR IP core has a clock-to-data ratio of 1. Therefore, the PR IP core is not capable of handling encrypted or compressed PR data. During partial reconfiguration, the Linux driver included with this reference design sends the PR bitstream directly to the PR IP core, through the Avalon-MM interface.
Important: This Linux driver does not monitor the backpressure signal from the Intel® Stratix® 10 Partial Reconfiguration IP core, but instead uses a delay between 4KB blocks. This strategy may not work on your design. Adapt this driver to your design’s strategy to handle backpressure from the Intel® Stratix® 10 Partial Reconfiguration IP core. You can achieve this backpressure handling by reading the avst_sink_ready or the avmm_slave_waitrequest signals. For more information, refer to the Intel® Stratix® 10 Partial Reconfiguration Controller Ports section in the Partial Reconfiguration Solutions IP User Guide.
The following table lists the configuration fields of the Intel® Stratix® 10 Hard IP for PCI Express* IP core that are different from the preset settings:
|Enable Avalon-ST sink or Avalon-MM interface||Avalon-MM|
|Input data width||32|
|Enable interrupt interface||No|
Did you find the information on this page useful?