Intel® Cyclone® 10 GX Device Overview

ID 683485
Date 4/01/2019
Document Table of Contents


The integer mode I/O PLLs are located in each bank of 48 I/Os. You can use the I/O PLLs to simplify the design of external memory and high-speed LVDS interfaces.

In each I/O bank, the I/O PLLs are adjacent to the hard memory controllers and LVDS SERDES. Because these PLLs are tightly coupled with the I/Os that need to use them, it makes it easier to close timing.

You can use the I/O PLLs for general purpose applications in the core such as clock network delay compensation and zero-delay buffering.

Intel® Cyclone® 10 GX devices support PLL-to-PLL cascading.

Did you find the information on this page useful?

Characters remaining:

Feedback Message