Intel® Cyclone® 10 GX Device Overview

Download
ID 683485
Date 4/01/2019
Public
Document Table of Contents

Clock Networks and PLL Clock Sources

The clock network architecture is based on Intel's global, regional, and peripheral clock structure. This clock structure is supported by dedicated clock input pins, fractional clock synthesis PLLs, and integer I/O PLLs.

Did you find the information on this page useful?

Characters remaining:

Feedback Message