Intel® High Level Synthesis Compiler Pro Edition: User Guide

Download PDF
ID 683456
Date 1/23/2025
Public
Document Table of Contents
Document Table of Contents x
1. Discontinuation of the Intel® HLS Compiler 2. Intel® High Level Synthesis Compiler Pro Edition User Guide 3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition 4. Creating a High-Level Synthesis Component and Testbench 5. Verifying the Functionality of Your Design 6. Optimizing and Refining Your Component 7. Verifying Your IP with Simulation 8. Synthesize your Component IP with Quartus® Prime Pro Edition 9. Integrating your IP into a System A. Reviewing the High-Level Design Reports (report.html) B. Intel® HLS Compiler Pro Edition Restrictions C. Intel® HLS Compiler Pro Edition User Guide Archives D. Document Revision History for Intel® HLS Compiler Pro Edition User Guide
3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition x
3.1. High Level Synthesis Design Flow 3.2. The Project Directory
4. Creating a High-Level Synthesis Component and Testbench x
4.1. Intel® HLS Compiler Pro Edition Compiler-Defined Preprocessor Macros
6. Optimizing and Refining Your Component x
6.1. The High-Level Design Reports
7. Verifying Your IP with Simulation x
7.1. Generation of the Verification Testbench Executable 7.2. Debugging during Verification 7.3. High-Throughput Simulation (Asynchronous Component Calls) Using Enqueue Function Calls
7.3. High-Throughput Simulation (Asynchronous Component Calls) Using Enqueue Function Calls x
7.3.1. Execution Model 7.3.2. Comparison of Explicit and Enqueued Function Calls
9. Integrating your IP into a System x
9.1. Adding the HLS Compiler-Generated IP into an Quartus® Prime Pro Edition Project 9.2. Adding the HLS Compiler-Generated IP into a Platform Designer System
A. Reviewing the High-Level Design Reports (report.html) x
A.1. Reviewing the Summary Report A.2. Reviewing Component Architecture A.3. Reviewing Factors That Affect Throughput A.4. Reviewing Component Area Usage A.5. Accessing HLD FPGA Reports in JSON Format
A.2. Reviewing Component Architecture x
A.2.1. System Viewer A.2.2. Function Memory Viewer A.2.3. Schedule Viewer (Beta)
A.2.1. System Viewer x
A.2.1.1. Reviewing System Information A.2.1.2. Reviewing Function Information A.2.1.3. Reviewing Block Information A.2.1.4. Reviewing Cluster Information
A.2.1.2. Reviewing Function Information x
A.2.1.2.1. Reviewing Component Interfaces A.2.1.2.2. Reviewing Loops and Blocks in Your Component or Task
A.3. Reviewing Factors That Affect Throughput x
A.3.1. Loop Analysis Report A.3.2. Loops Viewer (Alpha) A.3.3. Verification Statistics Report
1. Discontinuation of the Intel® HLS Compiler
2. Intel® High Level Synthesis Compiler Pro Edition User Guide
3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition
4. Creating a High-Level Synthesis Component and Testbench
5. Verifying the Functionality of Your Design
6. Optimizing and Refining Your Component
7. Verifying Your IP with Simulation
8. Synthesize your Component IP with Quartus® Prime Pro Edition
9. Integrating your IP into a System
A. Reviewing the High-Level Design Reports (report.html)
B. Intel® HLS Compiler Pro Edition Restrictions
C. Intel® HLS Compiler Pro Edition User Guide Archives
D. Document Revision History for Intel® HLS Compiler Pro Edition User Guide

A.2.1.2. Reviewing Function Information

The Function Views in the System Viewer show the block connections that depend on the loop structures in your design and highlights the block that is an II bottleneck in red.
They also show the interfaces and all stream read/write operation and memory load/store operation points of the component or task and highlight those that are stallable in red.

The diagram of your function starts with an initialization block, called the runOnce block. When a function contains loops, cycles of blocks form, depending on the loop structure. Loops often impose initiation interval (II) bottlenecks and are a main optimization focus when you optimize your component.

A component block has three main parts:
  • An input or loop input node
  • A set of instructions
  • A branch node
The input node and the branch node might not be present depending on if there is branching in or out of the block. The input or loop input node determines the initial value for variables depending on where the branch into this block is from. The rest of the block should ideally be filled with non-stallable instructions and have a minimal amount of stallable instructions, like I/O instructions or memory access instructions.

For an example of the Function View and the blocks it displays, refer to Reviewing Loops and Blocks in Your Component or Task.

Click a function in the Graph List pane to see the function in the Graph View pane.

Use the Function View for the following tasks:
When viewing a function, the Graph View pane shows connections between nodes in a graph:
  • Control

    Control connections are connections between blocks and loops.

  • Memory

    Memory connections are connections between global or local memories.

  • Streams

    Stream connections are connections to and from read or write streams

By default, all connections are displayed. If you find your view is too cluttered, you can hide connections by clearing the checkbox for the type of connection you want to hide.

Section Content
Reviewing Component Interfaces
Reviewing Loops and Blocks in Your Component or Task

Level Two Title