Intel® High Level Synthesis Compiler Pro Edition: User Guide

Download PDF
ID 683456
Date 1/23/2025
Public
Document Table of Contents
Document Table of Contents x
1. Discontinuation of the Intel® HLS Compiler 2. Intel® High Level Synthesis Compiler Pro Edition User Guide 3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition 4. Creating a High-Level Synthesis Component and Testbench 5. Verifying the Functionality of Your Design 6. Optimizing and Refining Your Component 7. Verifying Your IP with Simulation 8. Synthesize your Component IP with Quartus® Prime Pro Edition 9. Integrating your IP into a System A. Reviewing the High-Level Design Reports (report.html) B. Intel® HLS Compiler Pro Edition Restrictions C. Intel® HLS Compiler Pro Edition User Guide Archives D. Document Revision History for Intel® HLS Compiler Pro Edition User Guide
3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition x
3.1. High Level Synthesis Design Flow 3.2. The Project Directory
4. Creating a High-Level Synthesis Component and Testbench x
4.1. Intel® HLS Compiler Pro Edition Compiler-Defined Preprocessor Macros
6. Optimizing and Refining Your Component x
6.1. The High-Level Design Reports
7. Verifying Your IP with Simulation x
7.1. Generation of the Verification Testbench Executable 7.2. Debugging during Verification 7.3. High-Throughput Simulation (Asynchronous Component Calls) Using Enqueue Function Calls
7.3. High-Throughput Simulation (Asynchronous Component Calls) Using Enqueue Function Calls x
7.3.1. Execution Model 7.3.2. Comparison of Explicit and Enqueued Function Calls
9. Integrating your IP into a System x
9.1. Adding the HLS Compiler-Generated IP into an Quartus® Prime Pro Edition Project 9.2. Adding the HLS Compiler-Generated IP into a Platform Designer System
A. Reviewing the High-Level Design Reports (report.html) x
A.1. Reviewing the Summary Report A.2. Reviewing Component Architecture A.3. Reviewing Factors That Affect Throughput A.4. Reviewing Component Area Usage A.5. Accessing HLD FPGA Reports in JSON Format
A.2. Reviewing Component Architecture x
A.2.1. System Viewer A.2.2. Function Memory Viewer A.2.3. Schedule Viewer (Beta)
A.2.1. System Viewer x
A.2.1.1. Reviewing System Information A.2.1.2. Reviewing Function Information A.2.1.3. Reviewing Block Information A.2.1.4. Reviewing Cluster Information
A.2.1.2. Reviewing Function Information x
A.2.1.2.1. Reviewing Component Interfaces A.2.1.2.2. Reviewing Loops and Blocks in Your Component or Task
A.3. Reviewing Factors That Affect Throughput x
A.3.1. Loop Analysis Report A.3.2. Loops Viewer (Alpha) A.3.3. Verification Statistics Report
1. Discontinuation of the Intel® HLS Compiler
2. Intel® High Level Synthesis Compiler Pro Edition User Guide
3. Overview of the Intel® High Level Synthesis (HLS) Compiler Pro Edition
4. Creating a High-Level Synthesis Component and Testbench
5. Verifying the Functionality of Your Design
6. Optimizing and Refining Your Component
7. Verifying Your IP with Simulation
8. Synthesize your Component IP with Quartus® Prime Pro Edition
9. Integrating your IP into a System
A. Reviewing the High-Level Design Reports (report.html)
B. Intel® HLS Compiler Pro Edition Restrictions
C. Intel® HLS Compiler Pro Edition User Guide Archives
D. Document Revision History for Intel® HLS Compiler Pro Edition User Guide

6. Optimizing and Refining Your Component

After you have verified the functionality of your component and testbench, you can compile your component to RTL and review the High-Level Design Reports to further optimize and refine your component design. The High-Level Design Reports show estimates of various aspects of how your component will be implemented in hardware.

By compiling your component to RTL and reviewing the High-Level Design Reports, you can see how your code changes affect your component hardware implementation without needing to run a simulation or a full Quartus compilation.
To compile your component to RTL without running a simulation, issue the following command: 
i++ -march="<FPGA_family_or_part_number>" --simulator none

You can also compile your component with a Questa* simulation flow by omitting the --simulator none option. Compiling without a simulation test bench is faster, but you cannot simulate your design to measure its latency and generate waveforms.

To view the High-Level Design Reports, open the following file in a web browser: 
<result>.prj/reports/report.html

For information about techniques that you can apply to optimize and refine your component, see Intel® High Level Synthesis Compiler Pro Edition Best Practices Guide .


Section Content
The High-Level Design Reports

Level Two Title