H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 5/03/2024
Public
Document Table of Contents

1.3.1. Simulation Environment

Intel performs the following tests on the H-Tile Hard IP for Ethernet Intel FPGA IP in the simulation environment using internal and third party standard bus functional models (BFM):

  • Constrained random tests that cover randomized frame size and contents
  • Randomized error injection tests that inject Frame Check Sequence (FCS) field errors, runt packets, and corrupt control characters, and then check for the proper response from the IP core
  • Assertion based tests to confirm proper behavior of the IP core with respect to the specification
  • Extensive coverage of our runtime configuration space and proper behavior in all possible modes of operation