H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 5/03/2024
Public
Document Table of Contents

B.2.6. RX CDR PLL Locked

Offset: 0x321

RX CDR PLL Locked Fields

Bit Name Description Access Reset
3:0 eio_freq_lock CDR PLL locked

1: Corresponding physical lane's CDR has locked to data for a 100G link.

RO 0x0