H-Tile Hard IP Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

ID 683430
Date 5/03/2024
Public
Document Table of Contents

B.1.13. Auto-Negotiation Status Register 4

This register provides the upper bits of the AN RX Next page received from the link partner.

Offset: 0xCA

Access: RO

an_status4 Fields

Bit Name Description Access Reset
31:0 lp_next_page_high Link Partner Next Page (upper bits)

[31:0]: Link partner Unformatted bits

[47:16] or [31:0]

RO 0x0