Visible to Intel only — GUID: mwh1416946882171
Ixiasoft
Visible to Intel only — GUID: mwh1416946882171
Ixiasoft
8.1.2.2.3. Requested Register Set
Multiple hardware interrupts can be configured to share a register set. However, at run time, the Nios II processor does not allow pre-emption between interrupts assigned to the same register set unless this feature is specifically enabled. In this case, the ISRs must be written so as to avoid register corruption.
For more information, refer to an example of a driver that manages pre-emption within a register set in the "Vectored Interrupt Controller Core" chapter in the Embedded Peripherals IP User Guide.