Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer

ID 683243
Date 8/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. Answers to Top FAQs

Updated for:
Intel® Quartus® Prime Design Suite 23.1
This document is part of a collection. You can download the entire collection as a single PDF: Intel® Quartus® Prime Pro Edition User Guides - Combined PDF link

What's new in this version?

What's New In This Version

What are the basic concepts of timing analysis?

Timing Analysis Basic Concepts

How do I run timing analysis?

Run the Timing Analyzer

Where are the timing-critical paths in my design?

Report Timing By Source Files

What are the recommended initial constraints?

Recommended Initial SDC Constraints

How do I constrain CDC buses?

Constraining CDC Paths

Do you have an example SDC file?

Example Circuit and SDC File

Do you have training on timing analysis?

Intel FPGA Technical Training: Timing Analysis