Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide

Download PDF
ID 683207
Date 7/27/2021
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Stratix® 10 Overview 2. Intel® Stratix® 10 JTAG BST Architecture 3. Intel® Stratix® 10 BST Operation Control 4. Intel® Stratix® 10 I/O Voltage for JTAG Operation 5. Performing Intel® Stratix® 10 Boundary-Scan Testing 6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry 7. Intel® Stratix® 10 IEEE Std. 1149.1 BST Guidelines 8. Document Revision History for the Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide
2. Intel® Stratix® 10 JTAG BST Architecture x
2.1. JTAG Circuitry Functional Model 2.2. JTAG Pins 2.3. IEEE Std. 1149.1 Boundary-Scan Register 2.4. IEEE Std. 1149.6 Boundary-Scan Register
2.3. IEEE Std. 1149.1 Boundary-Scan Register x
2.3.1. Boundary-Scan Cells of Intel® Stratix® 10 Device I/O Pin
2.4. IEEE Std. 1149.6 Boundary-Scan Register x
2.4.1. IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 E-Tile Transceiver 2.4.2. IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 P-Tile Transceiver
3. Intel® Stratix® 10 BST Operation Control x
3.1. Device ID 3.2. Supported JTAG Instructions 3.3. JTAG Secure Mode
6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry x
6.1. Enabling BST Circuitry 6.2. Disabling BST Circuitry
1. Intel® Stratix® 10 Overview
2. Intel® Stratix® 10 JTAG BST Architecture
3. Intel® Stratix® 10 BST Operation Control
4. Intel® Stratix® 10 I/O Voltage for JTAG Operation
5. Performing Intel® Stratix® 10 Boundary-Scan Testing
6. Enabling and Disabling Intel® Stratix® 10 BST Circuitry
7. Intel® Stratix® 10 IEEE Std. 1149.1 BST Guidelines
8. Document Revision History for the Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide

8. Document Revision History for the Intel® Stratix® 10 JTAG Boundary-Scan Testing User Guide

Document Version Changes
2021.07.27
  • Updated the following devices in the Device ID Information for Intel® Stratix® 10 Devices table:
    • 1ST165E
    • 1ST210E
    • 1SM16BE and 1SM16BE(ES1)
    • 1SM16BH
    • 1SM16CH
    • 1SM21BE and 1SM21BE(ES1)
    • 1SM21BH
    • 1SM21CH
  • Added the following devices in the Device ID Information for Intel® Stratix® 10 Devices table:
    • 1SG040H(NL)
    • 1SG065H(NL)
    • 1SG110H(NL)
    • 1SG166H(NL)
    • 1SG280L(NL)
    • 1SG280H(NL)
    • 1ST040E(NL)
    • 1ST110E(NL)
    • 1ST210E(ES1)
    • 1SM16BH(ES1)
    • 1SM16CH(ES1)
    • 1SD110P(NL)
2020.06.30 Added the following devices in the Device ID Information for Intel® Stratix® 10 Devices table.
  • 1SG10MH_U1
  • 1SG10MH_U2
2020.03.13 Updated the Device ID Information for Intel® Stratix® 10 Devices table.
  • Added 1SG280H(S3) device.
  • Rearranged the device ID information for better clarity.
2019.12.24
  • Added the following devices in the Device ID Information for Intel® Stratix® 10 Devices table:
    • 1SG040H
    • 1SX040H
  • Updated the descriptions for HIGHZ and CLAMP JTAG instructions in the JTAG Instructions Supported by Intel® Stratix® 10 Devices table.
  • Added information for 1SG040 and 1SX040 devices in the Performing Intel® Stratix® 10 Boundary-Scan Testing section.
2019.11.07
  • Added diagrams for IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 P-Tile Transceiver.
  • Added the following devices in the Device ID Information for Intel® Stratix® 10 Devices table:
    • 1SD110P
    • 1SD21BP
    • 1SD280P
    • 1SX065H
2019.09.30 Added the following devices in the Device ID Information for Intel® Stratix® 10 Devices table.
  • 1SG065H
  • 1ST040E
  • 1ST085E
  • 1ST110E
2019.07.01
  • Updated the figure titles in the following sections:
    • IEEE Std. 1149.6 Boundary-Scan Register
    • IEEE Std. 1149.6 BST Circuitry for Intel® Stratix® 10 E-Tile Transceiver
  • Updated the Device ID Information for Intel® Stratix® 10 Devices table.
    • Added 1SG166H and 1SG211H.
    • Removed unsupported device: 1SM11AH.
  • Updated the description for SAMPLE/PRELOAD in the JTAG Instructions Supported by Intel® Stratix® 10 Devices table.
2019.01.08 Added the following diagrams in the IEEE Std. 1149.6 Boundary-Scan Register section.
  • UIB and eSRAM BSC with IEEE Std. 1149.1 BST Circuitry for Intel® Stratix® 10 Devices
  • HSSI Transmitter BSC with IEEE Std. 1149.6 BST Circuity for Intel® Stratix® 10 E-Tile Transceiver
  • HSSI Receiver BSC with IEEE Std. 1149.6 BST Circuity for Intel® Stratix® 10 E-Tile Transceiver
2018.09.24
  • Updated the following product lines in the Device ID Information for Intel® Stratix® 10 Devices table.
    • Updated 1ST280E/ES1 to 1ST280E and 1ST280E(ES1)
    • Updated 1SM11AH/ES1 to 1SM11AH
    • Updated 1SM16BE/ES1 to 1SM16BE and 1SM16BE(ES1)
    • Updated 1SM16BH/ES1 to 1SM16BH
    • Updated 1SM16CH/ES1 to 1SM16CH
    • Updated 1SM21BE/ES1 to 1SM21BE and 1SM21BE(ES1)
    • Updated 1SM21BH/ES1 to 1SM21BH and 1SM21BH(ES1)
    • Updated 1SM21CH/ES1 to 1SM21CH and 1SM21CH(ES1)
  • Updated the JTAG Instructions Supported by Intel® Stratix® 10 Devices table.
    • Updated the description for the USERCODE JTAG instruction.
    • Removed the COMMAND, RESPONSE, and PROGRAM JTAG instructions.
  • Updated the note in the Performing Intel® Stratix® 10 Boundary-Scan Testing section.
  • Updated the description in the Enabling BST Circuitry section.
  • Updated the MISCCTRL Instruction example.
2018.07.11 Updated the device ID – part number for 1SG280L (ES2) and 1SG280H (ES2) in the Device ID Information for Intel® Stratix® 10 Devices table.
2018.05.07
  • Added MISCCTRL instruction code in Supported JTAG Instructions.
  • Added a note to Enabling BST Circuitry stating that the MISCCTRL instruction is required before performing boundary-scan testing.
  • Updated the Device ID Information for Intel® Stratix® 10 Devices table.
Date Version Changes
November 2017.11.06 Updated Device ID code.
May 2017 2017.05.08 Updated Device ID code.
October 2016 2016.10.31 Initial release.
Level Two Title