External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide

ID 683162
Date 6/21/2021
Public
Document Table of Contents

2.11. Using the Design Example with the EMIF Debug Toolkit

Before launching the EMIF Debug Toolkit, ensure that you have configured your device with a programming file that has the EMIF Debug Toolkit enabled. To launch the EMIF Debug Toolkit, follow these steps:
  1. In the Intel® Quartus® Prime software, open the System Console by selecting Tools > System Debugging Tools > System Console.
  2. [Skip this step if your project is already open in the Intel® Quartus® Prime software.] In the System Console, load the SRAM object file (.sof) with which you programmed the board (as described in Prerequisites for Using the EMIF Debug Toolkit, in the External Memory Interfaces Intel® Agilex™ FPGA IP User Guide).
  3. Select instances to debug.
  4. Select EMIF Calibration Debug Toolkit for EMIF calibration debugging, as described in Generating a Design Example with the Calibration Debug Option . Alternatively, select EMIF TG Configuration Toolkit for traffic generator debugging, as described in Generating a Design Example with the TG Configuration Option .
  5. Click Open Toolkit to open the main view of the EMIF Debug Toolkit.
  6. If there are multiple EMIF instances in the programmed design, select the column (path to JTAG master) and memory interface ID of the EMIF instance for which to activate the toolkit.
  7. Click Activate Interface to allow the toolkit to read the interface parameters and calibration status.
  8. You must debug one interface at a time; therefore, to connect to another interface in the design, you must first deactivate the current interface.
The following are examples of reports from the EMIF Calibration Debug Toolkit and the EMIF TG Configuration Toolkit:, respectively
Note: For details on calibration debugging, refer to Debugging with the External Memory Interface Debug Toolkit, in the External Memory Interfaces Intel® Agilex™ FPGA IP User Guide.
Note: For details on traffic generator debugging, refer to Traffic Generator Configuration User Interface, in the External Memory Interfaces Intel® Agilex™ FPGA IP User Guide.

Did you find the information on this page useful?

Characters remaining:

Feedback Message