Intel® Quartus® Prime Pro Edition User Guide: Design Constraints

ID 683143
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.3. Constraining Dynamic Reconfiguration IP

Tile Interface Planner and Tile Assignment Editor provide support for constraining IP instances that are part of a dynamic reconfiguration group.

Dynamic reconfiguration allows you to modify some features of an Intel® FPGA IP interface in real time, while the FPGA remains in continuous operation. This dynamic reconfiguration capability allows you to change your design to run at different data rates, and with different features, for different IP "profiles."

When you generate a dynamically reconfigurable IP instance, the IP includes a .mif file that specifies the base and secondary profiles that you define. Each profile contains the delta programming sequences for the dynamic reconfiguration of the IP in a linked-list format.