F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 2/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.3.13. Vendor Specific Extended Capability (VSEC) Registers

Table 100.  VSEC Register
Parameter Value Default Value Description
Vendor Specific Extended Capability True/False False Enables the Vendor Specific Extended Capability (VSEC).

Vendor Specific Extended Capability Offset

0 - 4094

0

Sets the read-only base address of the 12-bit Vendor Specific Extended Capability offset for physical function.

User ID register from the Vendor Specific Extended Capability 0 - 65534 0

Sets the read-only value of the 16-bit User ID register from the Vendor Specific Extended Capability. This parameter is only valid for Endpoints.

Refer to Bifurcated Endpoint Support for Independent Resets Appendix for more information about this register.

Drops Vendor Type0 Messages True/False False

When this parameter is set to 1, the IP core drops vendor Type 0 messages while treating them as Unsupported Requests (UR).

When it is set to 0, the IP core passes these messages on to the user logic.

This option is not applicable for TLP Bypass mode. In TLP Bypass mode, received Vendor MSG Type0 will always be visible on Avalon-ST RX interface.

Drops Vendor Type1 Messages True/False False

When this parameter is set to 1, the IP core silently drops vendor Type 1 messages.

When it is set to 0, the IP core passes these messages on to the user logic.

This option is not applicable for TLP Bypass mode. In TLP Bypass mode, received Vendor MSG Type1 will always be visible on Avalon-ST RX interface.