AN 733: Altera JESD204B IP Core and TI ADC12J4000 Hardware Checkout Report

ID 683135
Date 2/09/2015
Public

1.4.3. Descrambling

The data integrity with descrambler turned on is checked at the RX transport layer .

The SignalTap II Logic Analyzer tool monitors the operation of the RX transport layer.

Table 4.  Descrambler Test Cases

Test Case

Objective

Description

Passing Criteria

SCR.1

Check the functionality of the descrambler using long transport layer test pattern.

Enable scrambler at the ADC and descrambler at the RX JESD204B IP core.

The signals that are tapped in this test case are similar to test case TL.1

  • The jesd204_rx_data_valid signal is asserted.
  • The long transport layer test pattern observed at the jesd204_rx_dataout signal is correct
  • The jesd204_rx_int signal is deasserted.

Did you find the information on this page useful?

Characters remaining:

Feedback Message