AN 733: Altera JESD204B IP Core and TI ADC12J4000 Hardware Checkout Report

ID 683135
Date 2/09/2015
Public

1.4.1.1. Code Group Synchronization (CGS)

Table 1.  CGS Test Cases

Test Case

Objective

Description

Passing Criteria

CGS.1

Check whether sync request is deasserted after correct reception of four successive /K/ characters.

The following signals in <ip_variant_name> _inst_phy.v are tapped:

  • jesd204_rx_pcs_data[(L*32)-1:0]
  • jesd204_rx_pcs_data_valid[L-1:0]
  • jesd204_rx_pcs_kchar_data[(L*4)-1:0] 1

The following signals in <ip_variant_name> .v are tapped:

  • rx_dev_sync_n
  • jesd204_rx_int

The rxlink_clk is used as the SignalTap II sampling clock.

Each lane is represented by a 32-bit data bus in the jesd204_rx_pcs_data signal. The 32-bit data bus for is divided into four octets.

  • /K/ character or K28.5 (0xBC) is observed at each octet of the jesd204_rx_pcs_data bus.
  • The jesd204_rx_pcs_data_valid signal is asserted to indicate data from the PCS is valid.
  • The jesd204_rx_pcs_kchar_data signal is asserted whenever control characters like /K/, /R/, /Q/, or /A/ characters are observed.
  • The rx_dev_sync_n signal is deasserted after correct reception of at least four successive /K/ characters.
  • The jesd204_rx_int signal is deasserted if there is no error.

CGS.2

Check full CGS at the receiver after correct reception of another four 8B/10B characters.

The following signals in <ip_variant_name> _inst_phy.v are tapped:

  • jesd204_rx_pcs_errdetect[(L*4)-1:0]
  • jesd204_rx_pcs_disperr[(L*4)-1:0] 1

The following signal in <ip_variant_name> .v are tapped:

  • jesd204_rx_int

The rxlink_clk is used as the SignalTap II sampling clock.

The jesd204_rx_pcs_errdetect, jesd204_rx_pcs_disperr, and jesd204_rx_int signals should not be asserted during CGS phase.

1 L indicates the number of lanes.

Did you find the information on this page useful?

Characters remaining:

Feedback Message