Introduction to Intel® FPGA IP Cores

Download PDF
ID 683102
Date 4/03/2023
Public
Document Table of Contents
Document Table of Contents x
1. Introduction to Intel® FPGA IP Cores
1. Introduction to Intel® FPGA IP Cores x
1.1. IP Catalog and Parameter Editor 1.2. Installing and Licensing Intel® FPGA IP Cores 1.3. Best Practices for Intel® FPGA IP 1.4. IP General Settings 1.5. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition) 1.6. Generating IP Cores ( Intel® Quartus® Prime Standard Edition) 1.7. Modifying an IP Variation 1.8. Upgrading IP Cores 1.9. Simulating Intel® FPGA IP Cores 1.10. Synthesizing IP Cores in Other EDA Tools 1.11. Support for the IEEE 1735 Encryption Standard 1.12. Introduction to Intel® FPGA IP Cores Archives 1.13. Introduction to Intel® FPGA IP Cores Revision History
1.1. IP Catalog and Parameter Editor x
1.1.1. The Parameter Editor
1.2. Installing and Licensing Intel® FPGA IP Cores x
1.2.1. Intel® FPGA IP Evaluation Mode 1.2.2. Checking the IP License Status 1.2.3. Intel FPGA IP Versioning 1.2.4. Adding IP to IP Catalog
1.5. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition) x
1.5.1. IP Core Generation Output ( Intel® Quartus® Prime Pro Edition) 1.5.2. Scripting IP Core Generation
1.6. Generating IP Cores ( Intel® Quartus® Prime Standard Edition) x
1.6.1. IP Core Generation Output ( Intel® Quartus® Prime Standard Edition)
1.8. Upgrading IP Cores x
1.8.1. Upgrading IP Cores at Command-Line 1.8.2. Migrating IP Cores to a Different Device 1.8.3. Troubleshooting IP or Platform Designer System Upgrade
1.9. Simulating Intel® FPGA IP Cores x
1.9.1. Supported Simulators 1.9.2. Supported Simulation Flows 1.9.3. Generating IP Simulation Files 1.9.4. Scripting IP Simulation 1.9.5. Using NativeLink Simulation ( Intel® Quartus® Prime Standard Edition)
1.9.4. Scripting IP Simulation x
1.9.4.1. Generating a Combined Simulator Setup Script
1.9.4.1. Generating a Combined Simulator Setup Script x
1.9.4.1.1. Sourcing Aldec ActiveHDL* or Riviera Pro* Simulator Setup Scripts 1.9.4.1.2. Sourcing Cadence Incisive* Simulator Setup Scripts 1.9.4.1.3. Sourcing Cadence Xcelium* Simulator Setup Scripts 1.9.4.1.4. Sourcing ModelSim* or QuestaSim Simulator Setup Scripts 1.9.4.1.5. Sourcing Synopsys VCS* Simulator Setup Scripts 1.9.4.1.6. Sourcing Synopsys VCS* MX Simulator Setup Scripts
1.9.5. Using NativeLink Simulation ( Intel® Quartus® Prime Standard Edition) x
1.9.5.1. Setting Up NativeLink Simulation ( Intel® Quartus® Prime Standard Edition) 1.9.5.2. Generating IP Functional Simulation Models ( Intel® Quartus® Prime Standard Edition)
1.10. Synthesizing IP Cores in Other EDA Tools x
1.10.1. Instantiating IP Cores in HDL
1.10.1. Instantiating IP Cores in HDL x
1.10.1.1. Accessing HDL Code Templates
1.10.1.1. Accessing HDL Code Templates x
1.10.1.1.1. Example Top-Level Verilog HDL Module 1.10.1.1.2. Example Top-Level VHDL Module
1. Introduction to Intel® FPGA IP Cores

1.9.1. Supported Simulators

The Intel® Quartus® Prime software does not include a native simulator, but provides support for the specific RTL- and gate-level EDA simulators in Intel® Quartus® Prime Pro Edition Supported Simulators.

Intel also provides the Questa* - Intel® FPGA Edition simulator, a version of the Questa* Advanced simulator targeted for Intel FPGA devices. The Questa* - Intel® FPGA Edition simulator supports the Intel FPGA gate-level simulation libraries, and includes behavioral simulation, HDL test benches, and Tcl scripting support.

Table 7.   Intel® Quartus® Prime Pro Edition Supported Simulators
Vendor Simulator Version Platform Supports

Siemens EDA

Verification IP
Aldec Active-HDL* 13.0 Windows* 64-bit No
Aldec Riviera-PRO* 2021.10 Windows, Linux, 64-bit No
Cadence Xcelium* Parallel Simulator 21.09.003 Linux 64-bit Yes
Intel Questa* Intel® FPGA Edition 2022.1 Windows, Linux, 64-bit Yes
Siemens EDA QuestaSim* Simulator2 2021.4 Windows, Linux, 64-bit Yes
Synopsys* VCS*, VCS MX S-2021.09-1 Linux 64-bit Yes
Table 8.   Intel® Quartus® Prime Standard Edition Supported Simulators
Vendor Simulator Version Platform
Aldec Active-HDL* 10.3 Windows
Aldec Riviera-PRO* 2015.10 Windows, Linux
Cadence Incisive Enterprise* 14.20 Linux
Siemens EDA Questa* Intel® FPGA Edition 10.5b Windows, Linux
Siemens EDA ModelSim* PE 10.4d Windows
Siemens EDA ModelSim* SE 10.4d Windows, Linux
Siemens EDA QuestaSim* 10.4d Windows, Linux
Synopsys*

VCS*

VCS MX

 2014,12-SP1 Linux
2 Also supports ModelSim* SE, Questa* Advanced, Core, Prime, and Ultra variants.
Level Two Title