Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 12/14/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.7. Configuration Registers

You can access the 32-bit configuration registers of the design components through the Avalon® memory-mapped interface.
Table 6.   Register Map
Byte Offset Block
0x0000_0000 – 0x0001_CFFF Reserved
0x0001_D000 – 0xFFFF_FFFF Client Logic
Channel 0
0x0000_0000 MAC
0x0000_8000 PHY
0x0000_d400 RX SC FIFO
0x0000_d600 TX SC FIFO
0x0000_c000 Packet Generator and Checker
Channel 1
0x0001_0000 MAC
0x0001_8000 PHY
0x0001_d400 RX SC FIFO
0x0001_d600 TX SC FIFO
0x0001_c000 Packet Generator and Checker