Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 12/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.5. TOD

Table 38.   TOD Register Map
Byte Offset Name Bits Description Access HW Reset
0x0000 SecondsH [15:0] The upper 16 bits of the second field. RW 0x0
[31:16] Reserved.
0x0004 SecondsL 32 The lower 32 bits of the second field. RW 0x0
0x0008 NanoSec 30 The nanosecond field. RW 0x0
0x0010 Period [15:0] The time-of-day. The period in fractional nanosecond. RW n 1
[19:16] The time-of-day. The period in nanosecond.
[31:20] Reserved.
0x0014 AdjustPeriod [15:0] The offset adjustment period. The period in fractional nanosecond. RW 0x0
[19:16] The offset adjustment period. The period in nanosecond.
[31:20] Reserved.
0x0018 AdjustCount [19:0] The number of adjusted period in clock cycles. RW 0x0
[31:20] Not used.
1 The default value for the period depends on the frequency of the PHY speed. For example, if frequency is 125 MHz, the period is 8 ns (PERIOD_NS = 0x0008 and PERIOD_FNS = 0x0000).