Visible to Intel only — GUID: yxt1511407116299
Ixiasoft
1. Quick Start Guide
2. 10GBASE-R Ethernet Design Example
3. 10M/100M/1G/2.5G/10G Ethernet Design Example
4. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature
5. 1G/2.5G/10G Ethernet Design Example with IEEE 1588v2 Feature
6. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
7. Interface Signals Description
8. Configuration Registers Description
9. Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide Archives
10. Document Revision History for the Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: yxt1511407116299
Ixiasoft
5.5.1. Changing to SFP+ Setting
In order to use SFP+, modify altera_eth_top.qsf file with the following setting:
![](/content/dam/docs/us/en/683026/23-3-22-0-3/bvb1511407149179.png)