Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 12/14/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1. Features

  • Supports dual Ethernet channel operating at 10M, 100M, 1G, 2.5G, 5G, and 10G.
  • On the transmit and receive paths:
    • Provides packet monitoring system.
    • Reports Ethernet MAC statistics counter.
    • Reports packet timestamps for design examples with IEEE 1588v2 feature enabled.
  • Option to generate the design example with IEEE 1588v2 feature.
  • Supports testing using different types of Ethernet packet transfer protocol.