Intel® High Level Synthesis Accelerator Functional Unit Design Example User Guide
ID
683025
Date
7/19/2019
Public
2.1. HLS AFU Design Example Software Requirements
2.2. Compiling and Simulating the HLS Component with the i++ Command
2.3. Generating a Platform Designer Container for the HLS Component
2.4. Generating the ASE Testbench
2.5. Running the ASE Testbench
2.6. Compiling the AF Bitstream
2.7. Loading AF Bitstream and Running the Host Application
5.1. Platform Designer Opens with an Error
5.2. The design unit was not found Error When Running the make sim Command
5.3. Verilog HDL Compilation Errors
5.4. Compilation Errors During ASE Testbench Generation
5.5. Incorrect Output During Simulation
5.6. AF Bitstream Compilation Fails
5.7. Verilog Files Not Found Errors
1. About the HLS AFU Design Example
The Intel High Level Synthesis (HLS) Accelerator Functional Unit (AFU) design example shows how to create AFUs for the Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs with with the Intel® HLS Compiler
Before continuing, you should be familiar with the fundamentals of both the Intel® HLS Compiler and the Acceleration Stack.
This design example transfers data between a host program and a simple AFU generated with the Intel® HLS Compiler. The AFU is a vector reduction design named hls_afu, and the design example uses ac_int and float datatypes.
To obtain the HLS AFU Design Example code, contact an Intel Sales agent.
You can use this code as a model to create your own HLS AFUs if your AFUs use the same interfaces as the example design. Also, you might be able to convert your HLS application into an AFU by adding the required interfaces to the hardware design.