Developer Guide

FPGA Optimization Guide for Intel® oneAPI Toolkits

ID 767853
Date 12/16/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Intel® FPGA Dynamic Profiler for DPC++

The Intel® FPGA dynamic profiler for DPC++ uses performance counters to collect kernel performance data during the design's execution. This data can be viewed using the Intel® VTune™ Profiler.

Did you find the information on this page useful?

Characters remaining:

Feedback Message