3.6.1. Board Connectivity
If you are performing hardware testing on the selected development kits, generate the design example with the appropriate target development kit selected.
Note: Running the hardware test with the design generated as-is is only possible when the GTS JESD204B Intel® FPGA IP is configured in duplex data path mode (i.e. with both TX and RX data paths present). Make your own modifications to the design to run the hardware test if generating a simplex data path design.
Port Name | Port Description | Board Component | Component Description |
---|---|---|---|
global_rst_n | Global reset | U5G | Refer to the MAX® 10 FPGA Device Datasheet |
refclk_xcvr | Transceiver reference clock input | U412 | Si5332 Clock Generator (OUT0) |
refclk_core | Core PLL reference clock input | U412 | Si5332 Clock Generator (OUT2) |
mgmt_clk | Control clock | U411 | Si5332 Clock Generator (OUT4) |
tx_serial_data[0-3] tx_serial_data[4-7] |
TX serial data | J12 J13 |
QSFP1 Connector (GTS Bank 1A) QSFP2 Connector (GTS Bank 1B) |
rx_serial_data[0-3] rx_serial_data[4-7] |
RX serial data | J12 J13 |
QSFP1 Connector (GTS Bank 1A) QSFP2 Connector (GTS Bank 1B) |
Related Information