Scalable Scatter-Gather DMA Intel® FPGA IP Design Example User Guide

Download PDF
ID 823179
Date 1/27/2025
Public
Document Table of Contents
Document Table of Contents x
1. Design Example Description 2. Quick Start Guide 3. Document Revision History for the Scalable Scatter-Gather DMA Intel® FPGA IP Design Example User Guide
1. Design Example Description x
1.1. H2D ST to D2H ST Loopback Design Example
1.1. H2D ST to D2H ST Loopback Design Example x
1.1.1. DMA PCIe* Mode Design Example 1.1.2. DMA SoC Mode Design Example
2. Quick Start Guide x
2.1. Directory Structure 2.2. Generating the Design Example 2.3. Simulating the Design Example 2.4. Testbench 2.5. Compiling the Design Example
2.3. Simulating the Design Example x
2.3.1. DMA SoC Mode Example Design 2.3.2. DMA PCIe Mode Example Design
2.3.2. DMA PCIe Mode Example Design x
2.3.2.1. Running Simulation using VCS* MX 2.3.2.2. Running Simulation Using QuestaSim*
2.4. Testbench x
2.4.1. DMA SoC Mode H2D ST to D2H ST Loopback Example Testbench 2.4.2. DMA PCIe Mode H2D ST to D2H ST Loopback & H2D MM Example Testbench
1. Design Example Description
2. Quick Start Guide
3. Document Revision History for the Scalable Scatter-Gather DMA Intel® FPGA IP Design Example User Guide

2.3. Simulating the Design Example

You can simulate the design example by running a simulation script. Refer to the following flow diagram for the simulation steps.

Figure 8. Simulation Procedure
  1. At the command prompt, change to the testbench simulation directory as below:
    • DMA SoC Mode: <project_directory>/simulation/testbench/setup_scripts/<simulators>
    • DMA PCIe Mode: <project_directory>/pcie_ed_tb/pcie_ed_tb/sim/<simulators>
  2. Run the simulation script for the simulator. The script compiles and runs the testbench in the simulator. Refer to the following table for simulation steps.
  3. Analyze the results. The simulation reports “Test PASSED” or "Simulation passed" if no errors occur.

Section Content
DMA SoC Mode Example Design
DMA PCIe Mode Example Design

Level Two Title