Scalable Scatter-Gather DMA Intel® FPGA IP Design Example User Guide

ID 823179
Date 1/27/2025
Public

1.1.2. DMA SoC Mode Design Example

Figure 2. H2D ST to D2H ST (Soc Mode) Loopback Design

This design example includes the following components:

  • Nios® V Subsystem consists of:
    • AXI4 Lite bridge, which connects the Nios® V processor to the Host CSR AXI4 Lite interface of SSGDMA IP.
    • AXI4 bridge, which connects the Host AXI4 interface of SSGDMA IP to the On-chip Memory II IP, served as Host memory.
    • Nios® V processor
    • JTAG UART IP for application software printout.
  • The generated Scalable Scatter-Gather DMA IP with the parameters you specified. With device-side packet loopback, the Host to Device (H2D) data stream is looped back to the Device to Host (D2H) device port.
  • The Host AXI IOPLL IP generates all the required clock inputs for SSGDMA IP and Nios® V subsystem.