High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide

ID 773264
Date 4/21/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. Parameterizing the High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP

You can parameterize your HBM2E IP with the HBM2E IP parameter editor.

The parameter editor comprises the following tabs, on which you set the parameters for your IP:

  • General
  • Example Design