High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide

ID 773264
Date 4/21/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A. High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP Intel® Quartus® Prime Software Flow

This section describes how to assign physical locations to the initiators using the Interface Planner tool and how to simulate your HBM2E design.