Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2. Inserting HDL Code from Parameterizable Macro Templates

To insert HDL code from a parameterizable macros template into your design file in the Intel® Quartus® Prime GUI, follow these steps:
  1. Open any supported HDL file in the Intel® Quartus® Prime Text Editor.
  2. In the New window, select the VHDL File, Verilog HDL File, or SystemVerilog HDL File type and click OK.
  3. Right-click anywhere within the HDL text file, and click Insert Template.
  4. In the Insert Template dialog box, expand the section corresponding to the appropriate HDL, then expand the Intel Parameterizable Macros section.
  5. Click a template name.
    The template now appears in the Preview pane.
  6. To paste the HDL template into the HDL file, click Insert.
  7. Click Close to close the Insert Template dialog box.
Figure 1. Inserting a Parameterizable Macro Template