MACsec Intel FPGA System Design User Guide

ID 767516
Date 3/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Data Receiving from MACsec to E/F-Tile Hard IP

The E/F-Tile Hard IP for Ethernet supports the AVST protocol and the MACsec IP supports AXI-ST. So, the AXI-ST to AVST conversion is done before giving to E/F-tile Hard IP.
Figure 7. Timing Diagram for Packet Receiving at E/F-Tile Hard IP from MACsec

The figure above shows how to transmit data using the TX MAC. Data valid (i_sl_tx_valid) must be held high from the start to end of a packet, unless ready (o_tx_ready) is low. Valid can be low outside of a packet boundary. A packet FIFO between the MACsec and E/F-tile TX path takes care of this.