F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

ID 758946
Date 4/03/2024
Document Table of Contents

3.3. Simulating the IP

You can simulate your 50G Ethernet Intel FPGA IP variation with the functional simulation model and the testbench generated with the IP. The functional simulation model is a cycle-accurate model that allows for fast functional simulation of your IP instance using industry-standard Verilog HDL simulators. You can simulate the Intel-provided testbench or create your own testbench to exercise the IP functional simulation model.

The functional simulation model and testbench files are generated in project subdirectories. These directories also include scripts to compile and run the design example.

Note: Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.