F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

ID 758946
Date 4/03/2024
Document Table of Contents

5.1.2. 50 GbE TX PCS

The TX PCS datapath consists of:
  • TX PCS encoder—encodes the data from the PMA interface.
  • TX PCS scrambler—enables the data to be scrambled. Channels do not lock correctly if the data is not scrambled.
  • Striper—enables logically sequential data to be segmented to increase data throughput.