AN 991: Partial Reconfiguration via Configuration Pins (External Host) Reference Design: for Intel® Agilex® F-Series FPGA Development Board

ID 750856
Date 11/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

1. Answers to Top FAQs

Updated for:
Intel® Quartus® Prime Design Suite 22.3

What is PR via configuration pins?

External Host Configuration

What do I need for this reference design?

Reference Design Requirements

Where can I get the reference design?

Reference Design Requirements

How do I perform PR via external configuration?

Reference Design Walkthrough

What is a PR persona?

Defining Personas

How do I program the board?

Program the Board

What are the PR known issues and limitations?

Intel FPGA Support Forums: PR

Do you have training on PR?

Intel FPGA Technical Training Catalog