F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 12/04/2023
Document Table of Contents
Give Feedback

3.6.4. Initialize HDMI TX Register

Initialize HDMI TX register based on the HDMI RX configurations. The configuration set based on HDMI RX includes:
  • SCDC FRL rate (SCDC_FRL_CONTROL[4:1] register)
  • HDMI mode (STATUS_CONTROL[5] register)
  • AVI infoframe (AVI_PACKET_DATA* register)
  • Color depth (VIDEO_FORMAT[3:0] register)
For TMDS only:
  • TMDS Bit Clock Ratio[17] (STATUS_CONTROL register)