Intel® Quartus® Prime Pro Edition User Guide: Third-party Simulation

ID 683870
Date 12/21/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. VCS and VCS MX Guidelines

The following guidelines apply to simulation of Intel FPGA designs in the VCS or VCS MX software:
  • Do not specify the -v option for because it defines a systemverilog package.
  • Add -verilog and +verilog2001ext+.v options to make sure all .v files are compiled as verilog 2001 files, and all other files are compiled as systemverilog files.
  • Add the -lca option for Stratix® V and later families because they include IEEE-encrypted simulation files for VCS and VCS MX.
  • Add -timescale=1ps/1ps to ensure picosecond resolution.