Intel® Quartus® Prime Pro Edition User Guide: Third-party Simulation

ID 683870
Date 12/21/2022
Document Table of Contents

3.1. Quick Start Example (ModelSim with Verilog)

You can adapt the following RTL simulation example to get started quickly with ModelSim* :
  1. To specify your EDA simulator and executable path, type the following Tcl package command in the Intel® Quartus® Prime tcl shell window:
    set_user_option -name EDA_TOOL_PATH_MODELSIM <modelsim executable path>
    set_global_assignment -name EDA_SIMULATION_TOOL "MODELSIM (verilog)"
  2. Compile simulation model libraries using one of the following methods:
    • To automatically compile all required simulation model libraries for your design in your supported simulator, click Tools > Launch Simulation Library Compiler. Specify options for your simulation tool, language, target device family, and output location, and then click OK.
    • Type the following commands to create and map Intel FPGA simulation libraries manually, and then compile the models manually:
      vlib <lib1>_ver
      vmap <lib1>_ver <lib1>_ver
      vlog -work <lib1> <lib1>

    Use the compiled simulation model libraries during simulation of your design. Refer to your EDA simulator's documentation for information about running simulation.

  3. Compile your design and testbench files:
    vlog -work work <design or testbench name>.v
  4. Load the design:
    vsim -L work -L <lib1>_ver -L <lib2>_ver work.<testbench name>

Did you find the information on this page useful?

Characters remaining:

Feedback Message