Intel® Quartus® Prime Pro Edition User Guide: Debug Tools

ID 683819
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Signals Unavailable for Signal Tap Debugging

Some post-fit signals in your design are unavailable for Signal Tap debugging. The Node Finder's Signal Tap: post-fitting filter does not return nodes that are unavailable for Signal Tap debugging.

The following signal types are unavailable for Signal Tap debugging:

  • Post-fit output pins—You cannot monitor a post-fit output or bidirectional pin directly. To make an output signal visible, monitor the register or buffer that drives the output pin.
  • Carry chain signals—You cannot monitor the carry out (cout0 or cout1) signal of a logic element. Due to architectural restrictions, the carry out signal can only feed the carry in of another LE.
  • JTAG signals—You cannot monitor the JTAG control (TCK, TDI, TDO, or TMS) signals.
  • LVDS—You cannot monitor the data output from a serializer/deserializer (SERDES) block.
  • DQ, DQS signals—You cannot directly monitor the DQ or DQS signals in a DDR or DDRII design.