EPCQ-A Serial Configuration Device Datasheet

Download
ID 683818
Date 10/01/2019
Public
Document Table of Contents

1.4.3. EPCQ-A Device Pin Description

Table 8.  EPCQ-A Device Pin Description
Pin Name AS x1 Pin-Out Diagram AS x4 Pin-Out Diagram Pin Type Description
Pin Number in 8-Pin SOIC Package Pin Number in 16-Pin SOIC Package Pin Number in 8-Pin SOIC Package Pin Number in 16-Pin SOIC Package
DATA0 5 15 5 15 I/O For AS x1 mode, use this pin as an input signal pin to write or program the EPCQ-A device. During write or program operations, data are latched at rising edges of the DCLK signal. This pin is equivalent to the ASDI pin in EPCS devices.

For AS x4 mode, use this pin as an I/O signal pin. During write or program operations, this pin acts as an input pin that serially transfers data into the EPCQ-A device. The data are latched at rising edges of the DCLK signal. During read or configuration operations, this pin acts as an output signal pin that serially transfers data out of the EPCQ-A device to the FPGA. The data is shifted out at falling edges of the DCLK signal.

During the quad input fast write bytes operation, this pin acts as an input pin that serially transfers data into the EPCQ-A device. The data is latched at rising edges of the DCLK signal. During extended dual input fast read or extended quad input fast read operations, this pin acts as an output signal pin that serially transfers data out of the EPCQ-A device to the FPGA. The data is shifted out at falling edges of the DCLK signal.

DATA1 2 8 2 8 I/O For AS x1 and x4 modes, use this pin as an output signal pin that serially transfers data out of the EPCQ-A device to the FPGA during read or configuration operations. The transition of the signal is at falling edges of the DCLK signal. This pin is equivalent to the DATA pin in EPCS devices.

During the quad input fast write bytes operation, this pin acts as an input signal pin that serially transfers data into the EPCQ-A device. The data is latched at rising edges of the DCLK signal.

During extended quad input fast read operations, this pin acts as an output signal pin that serially transfer data out of the EPCQ-A device to the FPGA. The data is shifted out at falling edges of the DCLK signal. During read, configuration, or program operations, you can enable the EPCQ-A device by pulling the nCS signal low.

DATA2 3 9 I/O For AS x1 mode, this pin must connect to VCC.

For AS x4 mode, use this pin as an output signal that serially transfers data out of the EPCQ-A device to the FPGA during read or configuration operations. The transition of the signal is at falling edges of the DCLK signal.

During the extended quad input fast read operation, this pin acts as an output signal pin that serially transfers data out of the EPCQ-A device to the FPGA. The data is shifted out at falling edges of the DCLK signal.

DATA3 7 1 I/O For AS x1 mode, this pin must connect to VCC.

For AS x4 mode, use this pin as an output signal that serially transfers data out of the EPCQ-A device to the FPGA during read or configuration operations. The transition of the signal is at falling edges of the DCLK signal.

During the extended quad input fast read operation, this pin acts as an output signal pin that serially transfers data out of the EPCQ-A device to the FPGA. The data is shifted out at falling edges of the DCLK signal.

nCS 1 7 1 7 Input The active low nCS input signal toggles at the beginning and end of a valid operation. When this signal is high, the device is deselected and the DATA[3:0] pins are tri-stated. When this signal is low, the device is enabled and is in active mode. After power up, the EPCQ-A device requires a falling edge on the nCS signal before you begin any operation.
DCLK 6 16 6 16 Input The FPGA provides the DCLK signal. This signal provides the timing for the serial interface. The data presented on the DATA[3:0] pins are latched to the EPCQ-A device at rising edges of the DCLK signal. The data on the DATA[3:0] pins change after the falling edge of the DCLK signal and are latched in to the FPGA on the next falling edge of the DCLK signal.
nRESET 3 3 Input Dedicated hardware reset pin. When it’s driven low for a minimum period of ~1μS, the EPCQ-A device will terminate any external or internal operations and return to its power-on state.

There is an internal pull-up resistor for the dedicated nRESET pin on the SOIC-16 package. If the reset function is not needed, you can connect it to VCC or leave it unconnected.

VCC 8 2 8 2 Power Connect the power pins to a 3.3-V power supply.
GND 4 10 4 10 Ground Ground pin.

Did you find the information on this page useful?

Characters remaining:

Feedback Message