HDMI Intel® FPGA IP User Guide

ID 683798
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2. Device Family Support

Table 3.   Intel Device Family Support
Device Family Support Level
Intel® Stratix® 10 (H-tile and L-tile) ( Intel® Quartus® Prime Pro Edition) Final
Intel® Arria® 10 ( Intel® Quartus® Prime Pro Edition) Final
Intel® Cyclone® 10 GX ( Intel® Quartus® Prime Pro Edition) Final
Arria V ( Intel® Quartus® Prime Standard Edition) Final
Stratix V ( Intel® Quartus® Prime Standard Edition) Final

The following terms define device support levels for Intel FPGA IP cores:

  • Advance support—the IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
  • Preliminary support—the IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
  • Final support—the IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.

Did you find the information on this page useful?

Characters remaining:

Feedback Message