HDMI Intel® FPGA IP User Guide

ID 683798
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.17. Clock Enable Generator

The clock enable generator is a logic block that generates a clock enable pulse.

This clock enable pulse asserts every number of clock cycles defined by the oversampling factor and serves as a read request signal to clock the data out from the DCFIFO.

Figure 28. Oversampling Blocks and Clock Enable Blocks When Support FRL = 0
Figure 29. Oversampling Blocks and Clock Enable Block When Support FRL = 1

Did you find the information on this page useful?

Characters remaining:

Feedback Message