AN 872: Thermal and Power Guidelines: For Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA

Download PDF
ID 683795
Date 8/30/2019
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Using the Board Management Controller 3. AFU Design Power Verification 4. Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA
1. Introduction x
1.1. About this Document 1.2. Power Specification 1.3. Prerequisites 1.4. Tools Requirements
2. Using the Board Management Controller x
2.1. Auto-Shutdown 2.2. Recovering After Auto-Shutdown 2.3. Monitor On-Board Sensors Using OPAE 2.4. Monitor On-Board Sensors Using BWMonitor
3. AFU Design Power Verification x
3.1. Power Measurement Flow 3.2. Measuring the Total Board Power 3.3. Measuring the Real Static Power 3.4. Estimating the Worst Case Core Static Power
3.3. Measuring the Real Static Power x
3.3.1. Using the Intel® Quartus® Prime Programmer
1. Introduction
2. Using the Board Management Controller
3. AFU Design Power Verification
4. Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA

3.1. Power Measurement Flow

To evaluate the power for your AFU design, capture the following metrics:
  • Total board power and FPGA temperature

    (after running the worst-case data patterns on your design for 15 minutes)

  • Static Power and Temperature

    (using a static power measurement design)

  • Worst Case Static Power

    (predicted values using the Early Power Estimator for Intel® Arria® 10 devices)

Then, use the Intel® FPGA PAC Power Estimator Sheet (download) with these recorded metrics to verify if your AFU design meets the specification.
Level Two Title