Intel® Agilex™ 7 General-Purpose I/O User Guide: F-Series and I-Series

ID 683780
Date 2/20/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.7. OCT Intel® FPGA IP Design Example

The OCT IP can generate a design example that matches the same configuration chosen for the IP.

The design example is a simple design that does not target any specific application. You can use the design example as a reference on how to instantiate the IP.

To generate the design example files, turn on the Generate Example Design option in the Generation dialog box during IP generation.

Note: The OCT IP does not support VHDL generation.
  • The software generates the <instance>_example_design directory along with the IP, where <instance> is the name of your IP.
  • The <instance>_example_design directory contains the make_qii_design.tcl scripts.
Note: The .qsys files are for internal use during design example generation only. You cannot edit the files.