AN 757: 1G/2.5G Ethernet Design Examples

ID 683753
Date 11/12/2018
Public
Give Feedback

Hardware Testing

Follow these steps to compile and test the design in the supported Altera development kit:
  1. Launch the Quartus Prime software and compile the design (Processing > Start Compilation).

    The timing contraints for the design example and the design components are automatically loaded during compilation.

  2. Connect the development board to the host computer.
  3. Configure the FPGA on the development board using the generated .sof file (Tools > Programmer).
  4. Launch the Clock Control tool, which is part of the development kit, and set new frequencies for the design example.
    Note: The chapter that describes the design example states the frequencies to set.
  5. Reset the system by pressing the PB0 push button.
  6. In the Quartus Prime software, launch the system console (Tools > System Debugging Tools > System Console).
  7. Change the working directory to <Example Design>\hwtesting\system_console.
  8. Initialize the design command list by running this command, source main.tcl.
  9. You can now run any of the predefined hardware tests from the System Console. Observe the test results displayed.