AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel® Agilex™ Devices

ID 683725
Date 12/07/2022
Public

1.3.2. Transceiver Pin Guidance for Unpowered FPGA

Intel® Cyclone® 10 GX, Intel® Arria® 10, and Intel® Stratix® 10 L-tile and H-tile device transceiver pins do not support ‘Hot-Socketing.’

Fully configure the transceiver block before driving or having any activity on the Intel® Cyclone® 10 GX and Intel® Arria® 10 device transceiver pins.

Intel® Stratix® 10 L-tile and H-tile device transceiver pins do not support ‘Hot-Socketing’ although these transceiver pins can tolerate 1.0 Vp-p during power-up or power-down.

Did you find the information on this page useful?

Characters remaining:

Feedback Message