1.3.1. LVDS I/O Pin Guidance for Unpowered FPGA
A series resistor can be used to help limit current if necessary. The worst case assumption is that VCCIO is unpowered (0 V) while its LVDS I/O pin is driven with a voltage less than the allowable maximum (1.89 V). Refer to the figure below.
Did you find the information on this page useful?