eCPRI Intel® FPGA IP User Guide

ID 683685
Date 11/11/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.11. eCPRI Transport Delay 0 Register

Table 64.  eCPRI Transport Delay 0 Register at Offset 0x000A
Register Bit Width Description Access Reset
ecpri_msg5_td0 [31:0] eCPRI message 5 transport delay, bytes [3:0] RW 0x0