Intel® Agilex™ Configuration User Guide

ID 683673
Date 5/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.3. Partial Reconfiguration

Partial reconfiguration (PR) allows you to reconfigure a portion of the FPGA dynamically, while the remaining FPGA design continues to function. You can define multiple personas for a region in your design, without impacting operation in areas outside this region. This methodology is effective in systems with multiple functions that time-share the same FPGA device resources. PR enables the implementation of more complex FPGA systems.