Intel® Agilex™ Configuration User Guide

ID 683673
Date 5/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4.1.3. RSU Image Layout – Your Perspective

The sub-partition table (SPT) is used for managing the allocation of the quad SPI flash.

The Intel® Quartus® Prime Programming File Generator creates the SPT when creating the initial RSU image. To ensure reliable operation, the Programming File Generator creates two copies of the sub-partition table (SPT0 and SPT1) and the configuration pointer block (CPB0 and CPB1).

The initial RSU image stored in flash typically contains the following partitions:

Table 44.  Typical Sub-Partitions of the RSU Image
Sub-partition Name Contents
BOOT_INFO Decision firmware and decision firmware data
FACTORY_IMAGE Factory Image
SPT0 Sub-partition table 0
SPT1 Sub-partition table 1
CPB0 Pointer block 0
CPB1 Pointer block 1
P1 Application image 1
P2 Application image 2
Figure 68. RSU Image Layout - Your PerspectiveIn this figure:
  • SPT0 and SPT1 point to everything:
    • BOOT_INFO
    • Factory Image
    • Pointer Block 0 and Pointer Block 1
    • All Application Images
  • Pointer Block 0 and Pointer Block 1 point to all Application Images
To summarize, your view of flash memory is different from SDM view in two ways:
  • You do not need to know the addresses of the decision firmware, decision firmware data, and factory image.
  • You have access to the sub-partition tables. The sub-partition tables provide access to the data structures required for remote system update.

Did you find the information on this page useful?

Characters remaining:

Feedback Message