Visible to Intel only — GUID: nik1410564996502
Ixiasoft
Visible to Intel only — GUID: nik1410564996502
Ixiasoft
14. Transceiver PHY IP Reconfiguration
As silicon progresses towards smaller process nodes, circuit performance is affected by variations due to process, voltage, and temperature (PVT). Designs typically require offset cancellation to ensure correct operation. At Gen2 data rates, designs also require DCD calibration. Altera’s Qsys example designs all include Transceiver Reconfiguration Controller and Altera PCIe Reconfig Driver IP cores to perform these functions.
Did you find the information on this page useful?
Feedback Message
Characters remaining: