Nios® V Processor Reference Manual

ID 683632
Date 12/11/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3. Processor Architecture

The Nios® V/c processor architecture describes an instruction-set architecture (ISA). The ISA in turn necessitates a set of functional units that implement the instructions.
The Nios® V processor architecture defines the following functional units:
  • General-purpose register file
  • Arithmetic logic unit (ALU)
  • Instruction bus
  • Data bus
  • ECC module
Figure 2.  Nios® V/c Processor Core Block Diagram